SRINIVAS UNIVERSITY

College of Engineering and Technology

Mukka,Mangalore-574146, Karnataka (India)

Research Centre for High Speed VLSI Design

Prof. S V Prasad

Very-large-scale integration (**VLSI**) is the process of creating an integrated circuit (IC) by combining thousands of transistors or devices into a single chip. With the advent of very large scale integration designs, the number of applications of integrated circuits in high-performance computing, controls, telecommunications, image and video processing, and consumer electronics has been rising at a very fast pace. The increasing levels of miniaturization has brought new features and functionality to address a wide range applications. The expertise and skills needed to make the most of benefits of large scale integration covers analog and mixed mode design, verification and testing, EDA tools, low power designs, physics of semiconductor nanostructures and nanoscale modeling.

OBJECTIVES

- To enhance research activity.
- To design more efficient VLSI circuits with high speed, consume less power, less area.
- To take up challenging projects and to complete them successfully.
- To make students experience all the stages & processes involved in VLSI design.
- To publish research papers in the field of VLSI.

PUBLICATIONS

- Published a paper titled "Performance Analysis of CMOS Full adders using 180nm Technology" in *International Journal of Engineering Trends and Technology (IJETT),* Volume 51, No 2, pp 93-96, Sep-2017.

- Published a paper titled "Performance Evaluation of Various CMOS Full Adder Designs: A Review" in *International Research Journal of Engineering and Technology (IRJET),* Volume 04, Issue 9, pp 871-874,Sep-2017.

- Published a paper titled "FPGA based implementation of flat panel display controller with DVI interface" in International Journal of Engineering Research & Technology, Volume2, Issue 4(April-2013).

WORKING PAPERS

- Performance Analysis of Various Multipliers using 8T-Full adder with 180nm technology.
- Performance Analysis of 64x64 bit Multiplier Designed Using Urdhva Tiryakbyham and Nikhilam Navatashcaramam Dashatah Sutras.
- Design of High Speed Single Precision Floating Point Multiplier using Urdhva Triyagbhyam Sutra of Vedic Mathematics.